

Initiation à la vérification Basics of Verification

<http://mpri.master.univ-paris7.fr/C-1-22.html>

Paul Gastin

Paul.Gastin@lsv.ens-cachan.fr
<http://www.lsv.ens-cachan.fr/~gastin/>

MPRI – M1
2010 – 2011

Outline

- 1 Introduction
 - Bibliography

Models

Specifications

Linear Time Specifications

Branching Time Specifications

Need for formal verifications methods

Critical systems

- ▶ Transport
- ▶ Energy
- ▶ Medicine
- ▶ Communication
- ▶ Finance
- ▶ Embedded systems
- ▶ ...

Disastrous software bugs

Mariner 1 probe, 1962

See http://en.wikipedia.org/wiki/Mariner_1

- ▶ Destroyed 293 seconds after launch
- ▶ Missing hyphen in the data or program? **No!**
- ▶ Overbar missing in the mathematical specification:

\bar{R}_n : *nth smoothed* value of the time derivative of a radius.

Without the smoothing function indicated by the bar, the program treated normal minor variations of velocity as if they were serious, causing spurious corrections that sent the rocket off course.



Disastrous software bugs

Ariane 5 flight 501, 1996

See http://en.wikipedia.org/wiki/Ariane_5_Flight_501

- ▶ Destroyed 37 seconds after launch (cost: 370 millions dollars).
- ▶ data conversion from a 64-bit floating point to 16-bit signed integer value caused a hardware exception (arithmetic overflow).
- ▶ Efficiency considerations had led to the disabling of the software handler (in Ada code) for this error trap.
- ▶ The fault occurred in the inertial reference system of Ariane 5. The software from Ariane 4 was re-used for Ariane 5 without re-testing.
- ▶ On the basis of those calculations the main computer commanded the booster nozzles, and somewhat later the main engine nozzle also, to make a large correction for an attitude deviation that had not occurred.
- ▶ The error occurred in a realignment function which was not useful for Ariane 5.



◀ ▶ 🔍 5/85

Disastrous software bugs

Spirit Rover (Mars Exploration), 2004

See http://en.wikipedia.org/wiki/Spirit_rover

- ▶ Landed on January 4, 2004.
- ▶ Ceased communicating on January 21.
- ▶ Flash memory management anomaly: too many files on the file system
- ▶ Resumed to working condition on February 6.



◀ ▶ 🔍 6/85

Disastrous software bugs

Other well-known bugs

- ▶ Therac-25, at least 3 death by massive overdoses of radiation.
Race condition in accessing shared resources.
See <http://en.wikipedia.org/wiki/Therac-25>
- ▶ Electricity blackout, USA and Canada, 2003, 55 millions people.
Race condition in accessing shared resources.
See http://en.wikipedia.org/wiki/Northeast_Blackout_of_2003
- ▶ Pentium FDIV bug, 1994.
Flaw in the division algorithm, discovered by Thomas Nicely.
See http://en.wikipedia.org/wiki/Pentium_FDIV_bug
- ▶ Needham-Schroeder, authentication protocol based on symmetric encryption.
Published in 1978 by Needham and Schroeder
Proved correct by Burrows, Abadi and Needham in 1989
Flaw found by Lowe in 1995 (man in the middle)
Automatically proved incorrect in 1996.
See http://en.wikipedia.org/wiki/Needham-Schroeder_protocol

◀ ▶ 🔍 7/85

Formal verifications methods

Complementary approaches

- ▶ Theorem prover
- ▶ Model checking
- ▶ Static analysis
- ▶ Test

◀ ▶ 🔍 8/85

Constructing the model


Example: Men, Wolf, Goat, Cabbage



Model = Transition system

- State = who is on which side of the river
- Transition = crossing the river
- Specification
 - Safety: Never leave WG or GC alone
 - Liveness: Take everyone to the other side of the river.

Transition system




Transition system or Kripke structure

Definition: TS $M = (S, \Sigma, T, I, AP, \ell)$

- S : set of states (finite or infinite)
- Σ : set of actions
- $T \subseteq S \times \Sigma \times S$: set of transitions
- $I \subseteq S$: set of initial states
- AP: set of atomic propositions
- $\ell : S \rightarrow 2^{AP}$: labelling function.

Example: Digicode ABA



Every discrete system may be described with a TS.

Description Languages

Pb: How can we easily describe big systems?

Description Languages (high level)

- Programming languages
- Boolean circuits
- Modular description, e.g., parallel compositions
 - problems: concurrency, synchronization, communication, atomicity, fairness, ...
- Petri nets (intermediate level)
- Transition systems (intermediate level)
 - with variables, stacks, channels, ...
 - synchronized products
- Logical formulae (low level)

Operational semantics

High level descriptions are translated (compiled) to low level (infinite) TS.

Transition systems with variables

Definition: TSV $M = (S, \Sigma, \mathcal{V}, (D_v)_{v \in \mathcal{V}}, T, I, AP, \ell)$

- \mathcal{V} : set of (typed) variables, e.g., boolean, $[0..4]$, ...
- Each variable $v \in \mathcal{V}$ has a domain D_v (finite or infinite)
- Guard or Condition: unary predicate over $D = \prod_{v \in \mathcal{V}} D_v$
Symbolic descriptions: $x < 5$, $x + y = 10$, ...
- Instruction or Update: map $f : D \rightarrow D$
Symbolic descriptions: $x := 0$, $x := (y + 1)^2$, ...
- $T \subseteq S \times (2^D \times \Sigma \times D^D) \times S$
Symbolic descriptions: $s \xrightarrow{x < 50, ?\text{coin}, x := x + \text{coin}} s'$
- $I \subseteq S \times 2^D$
Symbolic descriptions: $(s_0, x = 0)$

Example: Vending machine

- coffee: 50 cents, orange juice: 1 euro, ...
- possible coins: 10, 20, 50 cents
- we may shuffle coin insertions and drink selection

Transition systems with variables

Semantics: low level TS

- $S' = S \times D$
- $I' = \{(s, \nu) \mid \exists (s, g) \in I \text{ with } \nu \models g\}$
- Transitions: $T' \subseteq (S \times D) \times \Sigma \times (S \times D)$

$$\frac{s \xrightarrow{g, a, f} s' \wedge \nu \models g}{(s, \nu) \xrightarrow{a} (s', f(\nu))}$$

SOS: Structural Operational Semantics

- AP': we may use atomic propositions in AP or guards in 2^D such as $x > 0$.


Programs = Kripke structures with variables

- Program counter = states
- Instructions = transitions
- Variables = variables

Example: GCD


TS with variables ...

Example: Digicode



... and its semantics ($n = 2$)

Example: Digicode



Only variables

The state is nothing but a special variable: $s \in \mathcal{V}$ with domain $D_s = S$.

Definition: TSV $M = (\mathcal{V}, (D_v)_{v \in \mathcal{V}}, T, I, AP, \ell)$

- ▶ $D = \prod_{v \in \mathcal{V}} D_v$,
- ▶ $I \subseteq D, T \subseteq D \times D$

Symbolic representations with logic formulae


- ▶ I given by a formula $\psi(\nu)$
- ▶ T given by a formula $\varphi(\nu, \nu')$
- ▶ ν : values **before** the transition
- ▶ ν' : values **after** the transition
- ▶ Often we use boolean variables only: $D_v = \{0, 1\}$
- ▶ Concise descriptions of boolean formulae with Binary Decision Diagrams.

Example: Boolean circuit: modulo 8 counter

$$\begin{aligned} b'_0 &= \neg b_0 \\ b'_1 &= b_0 \oplus b_1 \\ b'_2 &= (b_0 \wedge b_1) \oplus b_2 \end{aligned}$$

Symbolic representation

Example: Logical representation



$$\begin{aligned} \delta_B = & s = 1 \wedge \text{cpt} < n \wedge s' = 1 \wedge \text{cpt}' = \text{cpt} + 1 \\ \vee & s = 1 \wedge \text{cpt} = n \wedge s' = 5 \wedge \text{cpt}' = \text{cpt} + 1 \\ \vee & s = 2 \wedge s' = 3 \wedge \text{cpt}' = \text{cpt} \\ \vee & s = 3 \wedge \text{cpt} < n \wedge s' = 1 \wedge \text{cpt}' = \text{cpt} + 1 \\ \vee & s = 3 \wedge \text{cpt} = n \wedge s' = 5 \wedge \text{cpt}' = \text{cpt} + 1 \end{aligned}$$

Modular description of concurrent systems

$$M = M_1 \parallel M_2 \parallel \dots \parallel M_n$$


Semantics

- ▶ Various semantics for the parallel composition \parallel
- ▶ Various communication mechanisms between components: Shared variables, FIFO channels, Rendez-vous, ...
- ▶ Various synchronization mechanisms

Example: Elevator with 1 cabin, 3 doors, 3 calling devices

Modular description of concurrent systems

Example: Elevator



The actual system is a **synchronized product** of all these automata. It consists of (at most) $3 \times 2^3 \times 2^3 = 192$ states.

Synchronized products

Definition: General product

- Components: $M_i = (S_i, \Sigma_i, T_i, I_i, AP_i, \ell_i)$
- Product: $M = (S, \Sigma, T, I, AP, \ell)$ with

$$S = \prod_i S_i, \quad \Sigma = \prod_i (\Sigma_i \cup \{\varepsilon\}), \quad \text{and} \quad I = \prod_i I_i$$

$$T = \{(p_1, \dots, p_n) \xrightarrow{(a_1, \dots, a_n)} (q_1, \dots, q_n) \mid \text{for all } i, (p_i, a_i, q_i) \in T_i \text{ or } p_i = q_i \text{ and } a_i = \varepsilon\}$$

$$AP = \bigcup_i AP_i \text{ and } \ell(p_1, \dots, p_n) = \bigcup_i \ell(p_i)$$

Synchronized products: restrictions of the general product.

Parallel compositions

- Synchronous: $\Sigma_{\text{sync}} = \prod_i \Sigma_i$
- Asynchronous: $\Sigma_{\text{sync}} = \bigcup_i \Sigma'_i$ with $\Sigma'_i = \{\varepsilon\}^{i-1} \times \Sigma_i \times \{\varepsilon\}^{n-i}$


Synchronizations

- By states: $S_{\text{sync}} \subseteq S$
- By labels: $\Sigma_{\text{sync}} \subseteq \Sigma$
- By transitions: $T_{\text{sync}} \subseteq T$

Example: Printer manager

Example: Asynchronous product


Synchronization by states: (P, P) is forbidden



Example: digicode

Example: Synchronous product

Synchronization by transitions



Synchronization by Rendez-vous

Synchronization by transitions is universal but too low-level.

Definition: Rendez-vous

- $!m$ sending message m
- $?m$ receiving message m

SOS: Structural Operational Semantics

$$\text{Local actions} \quad \frac{s_1 \xrightarrow{a_1} s'_1}{(s_1, s_2) \xrightarrow{a_1} (s'_1, s_2)} \quad \frac{s_2 \xrightarrow{a_2} s'_2}{(s_1, s_2) \xrightarrow{a_2} (s_1, s'_2)}$$

$$\text{Rendez-vous} \quad \frac{s_1 \xrightarrow{!m} s'_1 \wedge s_2 \xrightarrow{?m} s'_2}{(s_1, s_2) \xrightarrow{m} (s'_1, s'_2)} \quad \frac{s_1 \xrightarrow{?m} s'_1 \wedge s_2 \xrightarrow{!m} s'_2}{(s_1, s_2) \xrightarrow{m} (s'_1, s'_2)}$$


- It is a kind of synchronization by actions.
- Essential feature of process algebra.

Example: Elevator with 1 cabin, 3 doors, 3 calling devices

- $?up$ is uncontrollable for the cabin
- $?leave_i$ is uncontrollable for door i
- $?call_0$ is uncontrollable for the system

Example: Elevator

Example: Synchronization by Rendez-vous



We should design the controller

Shared variables

Definition: Asynchronous product + shared variables

$\bar{s} = (s_1, \dots, s_n)$ denotes a tuple of states
 $\nu \in D = \prod_{v \in V} D_v$ is a valuation of variables.

Semantics (SOS)
$$\frac{\nu \models g \wedge s_i \xrightarrow{g,a,f} s'_i \wedge s'_j = s_j \text{ for } j \neq i}{(\bar{s}, \nu) \xrightarrow{a} (\bar{s}', f(\nu))}$$

Example: Mutual exclusion for 2 processes satisfying

- ▶ **Safety**: never simultaneously in critical section (CS).
- ▶ **Liveness**: if a process wants to enter its CS, it eventually does.
- ▶ **Fairness**: if process 1 wants to enter its CS, then process 2 will enter its CS at most once before process 1 does.


using shared variables but no synchronization mechanisms: the **atomicity** is

- ▶ testing or reading or writing **a single variable at a time**
- ▶ no test-and-set: $\{x = 0; x := 1\}$

Peterson's algorithm (1981)

```

Process  $i$ :
loop forever
  req[i] := true; turn := 1-i
  wait until (turn = i or req[1-i] = false)
  Critical section
  req[i] := false
  
```



Exercise:

- ▶ Draw the concrete TS assuming the first two assignments are atomic.
- ▶ Is the algorithm still correct if we swap the first two assignments?

Atomicity

Example:

Initially $x = 1 \wedge y = 2$

Program P_1 : $x := x + y \parallel y := x + y$

Program P_2 : $\left(\begin{array}{l} \text{Load}_{R_1, x} \\ \text{Add}_{R_1, y} \\ \text{Store}_{R_1, x} \end{array} \right) \parallel \left(\begin{array}{l} \text{Load}_{R_2, x} \\ \text{Add}_{R_2, y} \\ \text{Store}_{R_2, y} \end{array} \right)$

Assuming each instruction is atomic, what are the possible results of P_1 and P_2 ?

